power-aware Network-on-Chip design techniques

A survey of power-aware Network-on-Chip design techniques. 
Ofori-Attah, E. and Opoku Agyeman, M. (2018) 
The Thirteenth International Multi-Conference on Computing in Global Information Technology. 2308-4529. 

Abstract
The Network-on-Chip (NoC) paradigm has been heralded as the solution to the communication limitation that System-on-Chip (SoC) poses. As we usher into the billion-transistor era, NoC which was once deemed as the solution is defecting due to its power demanding components. Several techniques have been proposed over the years to improve the performance of the NoCs, trading off power efficiency. However, low power design solution is one of the essential requirements of future NoC- based SoC applications. Power dissipation can be reduced by efficient routers, architecture saving techniques and communication links. This paper presents recent contributions and efficient saving techniques at the router, NoC architecture and Communication link level.

More details at: http://nectar.northampton.ac.uk/10371/ 

All views and opinions are the author's and do not necessarily reflected those of any organisation they are associated with. Twitter: @scottturneruon