Computing within Northamptonshire is dynamic with interests in many aspects of computing and engineering. All views are the author and the site is the property of the author.
Wednesday, 14 September 2016
On improving the performance of hybrid wired-wireless Network-on-Chip architectures
Wen, Z. and Opoku Agyeman, M. (2016)
On improving the performance of hybrid wired-wireless Network-on-Chip architectures.
In: International Workshop on Network on Chip Architectures (NoCArc 2016). New York: ACM.
Abstract
Recently, hybrid wired-wireless Network-on-Chip (WiNoC) have been proposed to meet the performance and scalability demands of modern System-on-Chip (SoC) design. However, due to the presence of wirelines with multi-hop nodes in the hybrid architecture, WiNoCs have reduced performance efficiency. In this paper, we propose a low-complexity single-cycle bypassing mechanism to alleviate the performance degradation in such emerging hybrid NoCs. The proposed router employs both dimension-ordered routing (DoR) and a deadlock free adaptive routing to transmit flits at low-loads and high traffic loads, respectively, to efficiently balance traffic in WiNoCs. By reducing the latency between the wired nodes and the wireless nodes, the proposed router can improve performance efficiency in terms of average packet delay by an average of 50% in WiNoCs.
To read more go to: http://nectar.northampton.ac.uk/8728/
If you'd like to find out more about Computing at the University of Northampton go to: www.computing.northampton.ac.uk. All views and opinions are the author's and do not necessarily reflected those of any organisation they are associated with
Subscribe to:
Post Comments (Atom)
No comments:
Post a Comment